iTrans.ir
سفارش ترجمه
خانه
راهنما
چگونه سفارش ترجمه دهیم
تماس با ما
ترجمه فوری
راهنمای استفاده از سایت
API
بیشتر...
پرسش و پاسخ
قیمت ترجمه
ثبت نام
ورود
021-66989400
021-66989500
0935-173-0404
نشانی و اطلاعات تماس
تگ CMOS
جزئیات خدمات ترجمه در ترجمه تخصصی
Building Ultra-Low-Power Low-Frequency
Building Ultra-Low-Power Low-Frequency
Building Ultra-Low-Power Low-Frequency
RTU3B-2
RF Integrated Circuits in Standard
Chapter 217
Chapter 217
2834 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 57, NO. 11, NOVEMBER 2010
Circuits and Systems, 2013, 4, 11-15
that uses CMOS cores for higher voltages and TFETs for
that uses CMOS cores for higher voltages and TFETs for
An Energy-Efficient Heterogeneous CMP based on Hybrid
فیلتر 2
Proceedings of Asia-Pacific Microwave Conference 2006
2012 IEEE Symposium on Business, Engineering and Industrial Applications
3-10GHz CMOS distributed amplifier low-power and low-
3278 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 54, NO. 8, AUGUST 2006
11-1
Proceedings of Asia-Pacific Microwave Conference 2006
An Ultra-Wideband Resistive-Feedback Low-Noise Ampli�er with Noise Cancellation in
2012 IEEE Symposium on Business, Engineering and Industrial Applications
Proceedings of Asia-Pacific Microwave Conference 2006
Proceedings of Asia-Pacific Microwave Conference 2006
LNA3
LNA6
LNA7
2012 IEEE Symposium on Business, Engineering and Industrial Applications
3-10GHz CMOS distributed amplifier low-power and low-
3278 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 54, NO. 8, AUGUST 2006
An Ultra-Wideband Resistive-Feedback Low-Noise Ampli�er with Noise Cancellation in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 4, APRIL 2006 945
Microelectronics Journal 44 (2013) 1063–1071
Microelectronics Journal 44 (2013) 1063–1071
Logic Style Comparison for Ultra Low Power
566 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002
2014 IEEE 17th International Conference on Computational Science and Engineering
International Journal of Computer Applications (0975 – 8887)
Design and Implementation of Full Adder Cell
17th Telecommunications forum TELFOR 2009 Serbia, Belgrade, November 24-26, 2009.
IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014), May 09-11, 2014, Jaipur, India
2014 Fourth International Conference on Advanced Computing & Communication Technologies
TM
17th Telecommunications forum TELFOR 2009 Serbia, Belgrade, November 24-26, 2009.
2014 IEEE 17th International Conference on Computational Science and Engineering
566 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002
Logic Style Comparison for Ultra Low Power
Design and Implementation of Full Adder Cell
TM
Logic Style Comparison for Ultra Low Power
566 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002
17th Telecommunications forum TELFOR 2009 Serbia, Belgrade, November 24-26, 2009.
Design and Implementation of Full Adder Cell
IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014), May 09-11, 2014, Jaipur, India
2014 Fourth International Conference on Advanced Computing & Communication Technologies
2014 IEEE 17th International Conference on Computational Science and Engineering
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 2, FEBRUARY 2009 321
Solid-State Electronics xxx (2015) xxx–xxx
2015 International Conference on Industrial Instrumentation and Control (ICIC)
22 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011
GHz
25pm CMOS quadrature frontend for a low or zero IF
The LNA is part of a telemetry system which is
Design method for broadband CMOS RF LNA A design method
we propose a harmonic rejection technique using RC feedback at
The inductive degeneration is applied to the conventional distributed amplifier
section ladder input network is exploited to achieve excellent input
whose main function is to provide enough gain to overcome
2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies
This tutorial catalogues and analyzes previously reported CMOS low noise
retains its state when the power is removed from the
Home Search Collections Journals About Contact us My IOPscience
106 IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 16, NO. 1, JANUARY/FEBRUARY 2010
A Low Noise Amplifier Co-designed with ESD Protection Circuit
A Low Noise Amplifier Co-designed with ESD Protection Circuit
A Low Noise Amplifier Co-designed with ESD Protection Circuit
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 15, NO. 11, NOVEMBER 2005 721
(C)
(C)
9 GH2 low noise amplifier has been designed in a
CONCLUSIONS The proposed LNA employs dual feedback loops in the
This page intentionally left blank Multipliers
Historical Trends in
Historical Trends in
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TCSII.2016.2555020, IEEE
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TCSII.2016.2555020, IEEE
Abstract of the Dissertation
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 3, MARCH 2003 561
V ol. 31, No. 2 Journal of Semiconducto rs F eb rua ry 2010
V ol. 31, No. 2 Journal of Semiconducto rs F eb rua ry 2010
V ol. 31, No. 2 Journal of Semiconducto rs F eb rua ry 2010
من نیز در این ضمینه تحقیقاتی انجام داده ام و
Preface
Chapter1
طراحی مدار
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 275
Microelectronics Reliability xxx (xxxx) xxxx