iTrans.ir
سفارش ترجمه
خانه
راهنما
چگونه سفارش ترجمه دهیم
تماس با ما
ترجمه فوری
راهنمای استفاده از سایت
API
بیشتر...
پرسش و پاسخ
قیمت ترجمه
ثبت نام
ورود
021-66989400
021-66989500
0935-173-0404
نشانی و اطلاعات تماس
تگ Processor
جزئیات خدمات ترجمه در ترجمه تخصصی
energy
energy
energy
task
logman
فناوری اطلاعات - شبکه های کامپیوتری (MCITP)
performance
performance
power
Mortars are one of the most commonly employed weapons in
Available online at www.sciencedirect.com
Fig
2012 IEEE Workshop on Signal Processing Systems
2012 IEEE Workshop on Signal Processing Systems
2012 IEEE Workshop on Signal Processing Systems
Implementation of a hardware and software
Implementation of a hardware and software
2011 International Conference on Recent Trends in Information Systems
2011 International Conference on Recent Trends in Information Systems
5. RELATIONS BETWEEN PRAM MODELS 25
5. RELATIONS BETWEEN PRAM MODELS 25
5. Relations between PRAM models
The new flagship product from Noctua is huge in both
5.1. Complexity Classes and the Parallel Processing Thesis. In this chapter
was the codename for the new Piledriver core based FX
CHAPTER 2
5. Relations between PRAM models
® ™
CHAPTER 3
s vision for dynamic content creation in the next generation
3. SIMD PROGRAMMING: THE CONNECTION MACHINE 101
Available online at www.sciencedirect.com
126 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 23, NO. 1, JANUARY 2012
126 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 23, NO. 1, JANUARY 2012
J.ParallelDistrib.Comput. ( ) –
2011 Ninth IEEE/IFIP International Conference on Embedded and Ubiquitous Computing 2011 Ninth IEEE/IFIP International Conference on Embedded and Ubiquitous Computing 2011 IFIP Ninth International Conference on Embedded and Ubiquitous Computing
FutureGenerationComputerSystems ( ) –
ERCW PRAMS and optical communicationThis paper presents algorithms and
Volume 4, Issue 4, April 2014 ISSN: 2277 128X
High-PerformanceHardwareMonitorstoProtectNetwork
Performability Evaluation of Resource Scheduling Algorithms
5.8 Mapping
algorithm parallel
A
A
November 11, 2010 12:21 ham_338065_ch03 Sheet number 1 Page number 95 cyan black
.. · ... ·.·.
192 Chapter Three Instruction-Level Parallelism and Its Exploitation
192 Chapter Three Instruction-Level Parallelism and Its Exploitation
NET Micro Framework base class libraries use a mix of
NET Micro Framework base class libraries use a mix of
A computer can store or handle any data even if
A computer can store or handle any data even if
Here you will find the best notebooks below 500 Euros
Here you will find the best notebooks below 500 Euros
IEEE Region 10 Conference on Computer and Communication Systems, September 1990, Hong Kong
Applied Soft Computing 24 (2014) 432–446
Introduction to
Introduction to
Solving flow shop scheduling problem using a parallel geneticalgorithm Abstract
Solving flow shop scheduling problem using a parallel geneticalgorithm Abstract
Solving flow shop scheduling problem using a parallel geneticalgorithm Abstract
Chapter 6
Chapter 6
Chapter 6
Information
2015 International Conference on Industrial Instrumentation and Control (ICIC)
2010 International Conference on High Performance Switching and Routing
2012 Third International Conference on Networking and Distributed Computing
1
th
54159
Surplus Fair Scheduling: A Proportional-Share CPU Scheduling Algorithm for
m a in [4 , 6 , 2 2 , 26 ] a ssociate a n intr insic r a te w ith each G P S , w h ile B V T is a der i v a ti v e of S F Q w ith an addi-
m ain [4 , 6 , 2 2 , 26 ] associate an intr insic r ate w ith each G P S , w h ile B V T is a der i v ati v e of S F Q w ith an addi-
A Virtual Machine Monitor Disco is a virtual machine monitor
Disco acts as a gateway that uses the network interfaces
A
A
WElB-3
From the Proceedings of the 2000 International Conference on Supercomputing, Santa Fe, N.M., May, 2000.
From the Proceedings of the 2000 International Conference on Supercomputing, Santa Fe, N.M., May, 2000.
2015 International Conference on Industrial Instrumentation and Control (IClC)
488 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 3, NO. 4, JULY 1992
Asynchronous 8-Bit Processor Mapped into an FPGA
1
1
1
1
Int. J. Embedded Systems, Vol. X, No. Y, 200x 1
Page 3 of 77 AIChE Journal
Page 3 of 77 AIChE Journal
AIChE Journal Page 6 of 77
Page 9 of 77 AIChE Journal
Page 19 of 77 AIChE Journal
AIChE Journal Page 20 of 77
Page 35 of 77 AIChE Journal
398 IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, VOL. 45, NO. 2, FEBRUARY 2007
682 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 25, NO. 3, MARCH 2014
J. Parallel Distrib. Comput. 68 (2008) 399–409
682 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 25, NO. 3, MARCH 2014
Applied Soft Computing 24 (2014) 432–446
J. Parallel Distrib. Comput. 68 (2008) 399–409
682 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 25, NO. 3, MARCH 2014
Applied Soft Computing 24 (2014) 432–446
Processor Architecture Springer-Verlag Berlin Heidelberg GmbH v
Previous research in the area of SMS security can be
U n i t � 2 � � � � � � � � � � � � � � � � C o m p u t e r � A r c h i t e c t u r e s �
what is difference of Original and ES engineer sample intel
what is difference of Original and ES engineer sample intel
How To Select The Best Processor For Your Server?